DOUBLE-INJECTION, DEEP-IMPURITY SWITCH DEVELOPMENT

Report No. NASA CR 168335

F. A. SELIM AND D. W. WHITSON

Final Report for the period December 23, 1982 to October 23, 1983

NASA Lewis Research Center Contract NAS3-22247

December 3, 1983

1. Report No.	2. Government Access	sion No	3. Recipient's Catalog	) No	
4 Title and Subtitle	<u> </u>	<del></del>	5 Report Date		
	· common printi onice	NT	12-3-83		
DOUBLE-INJECTION, DEEP-IMPURITY	SWITCH DEVELOPME	N.1			
			6. Performing Organia	zation Code	
7. Author(s)			8. Performing Organiz	ation Report No	
F. A. SELIM AND D. W. WHITSON			83-9F5-DISQR-1	R1	
r. A. SELITI AND D. W. MILLSON			10. Work Unit No.	···	
9. Performing Organization Name and Address					
Westinghouse R&D Center		-			
1310 Beulah Road		j	11. Contract or Grant	No.	
Pittsburgh, PA 15235		ł	NAS3-22247		
		t t	13. Type of Report a	nd Period Covered	
12. Sponsoring Agency Name and Address			Final Report fo		
		ļ	12-23-82 to 10-		
NASA Lewis Research Center 21000 Brookpark Road (MS 500-	303)	ŀ	14. Sponsoring Agency		
Cleveland, Ohio 44135	3037	Į	14. Oponsoning rigeria	, 6000	
Cleverand, Onto 44155					
15. Supplementary Notes					
`					
16. Abstract					
The overall objective of this program is the development of device design and process techniques for the fabrication of a double-injection, deep-impurity (DI) <sup>2</sup> silicon switch that operates in the 1-10 kV range with conduction current of 10 and 1A, respectively. Other major specifications include a holding voltage of 0 to 5 volts at 1 A anode current, 10 microsecond switching time, and power dissipation of 50 W at 75°C.  This report describes work that shows how the results obtained at the University of Cincinnati under NASA Grant NSG-3022 have been applied to larger area and higher voltage devices. The investigations include theoretical, analytical, and experimental studies of device design and processing. Methods to introduce deep levels, such as Au diffusion and electron irradiation, have been carried out to "pin down" the Fermi level and control device-switching characteristics. Different anode, cathode, and gate configurations are presented. Techniques to control the surface electric field of planar structures used for (DI) <sup>2</sup> switches are examined.  Various sections of this report describe the device design, wafer-processing techniques, and various measurements which include ac and dc characteristics, 4-point probe, and spreading resistance.					
			· · · · · · · · · · · · · · · · · · ·	<del></del>	
17. Key Words (Suggested by Author(s)) DEVELOPMENT, DESIGN, PROCESSES, FABRICATION, DOUBLE, INJECTION, SILICON, SWITCH, LARGE, AREAS, H	DEEP, IMPURITIES,	18. Distribution Statement			
19 Security Classif. (of this report)	20. Security Classif. (c	of this page)	21 No of Page	22. Price*	
Cooking Constitution of the topolity	20. Security Classif, (C	n uns page)	21. No. of Pages	22, FIICE	
			35	<u> </u>	

# CONTENTS

	LIST OF FIGURES	iii
	LIST OF TABLES	iv
1.	SUMMARY	1
2.	INTRODUCTION	2
3.	DEVICE DESIGN	6
	3.1 Background	6
	3.2 Mask Design	6
4.	RESULTS	11
	4.1 Device Fabrication	11
	4.2 Gold Diffusion	11
	4.3 Electron Irradiation	18
	4.4 Device Test and Analysis	20
	4.5 High-Voltage Planar p-i-n Diodes	27
5.	CONCLUSIONS, PROJECTIONS, AND RECOMMENDATIONS FOR	2.0
	FUTURE WORK	32
	REFERENCES	34
	ACKNOWLEDGEMENTS	35

# Page intentionally left blank

Page intentionally left blank

# LIST OF FIGURES

Figure	1.	Cross section of a (DI) <sup>2</sup> planar device	3
Figure	2.	I-V characteristics of $(DI)^2$ device	4
Figure	3.	Planar concentric anode/cathode (DI) <sup>2</sup> device with symmetric electrodes	7
Figure	4.	Vertical PIN (DI) <sup>2</sup> switch	9
Figure	5.	Layout of planar rectangular (DI) <sup>2</sup> devices with and without gates	10
Figure	6.	Processing flow sheet with device cross section	12
Figure	7.	Cross section of $(DI)^2$ devices with $n^+$ injection gate or MOS gate	13
Figure	8.	A completed processed (DI) <sup>2</sup> wafer	14
Figure	9.	Spreading resistance measurement of Si wafers that have been Au doped at temperatures $(950^{\circ}\text{C} \rightarrow 1138^{\circ}\text{C})$ for one hour using an indirect source; starting material is n-type, 10 ohm-cm Si	16
Figure	10.	Spreading resistance measurement of Si wafers that have been Au doped at temperatures $(950^{\circ}\text{C} + 1138^{\circ}\text{C})$ for one hour using an indirect source; starting material is n-type, 100 ohm-cm Si	17
Figure	11.	Current-voltage characteristics, in ac anode, showing shift in the direction of increasing current and decreasing voltage	22
Figure	12.	Reverse and forward current-voltage characteristics of a p-i-n diode before electron irradiation	28
Figure	13.	Reverse current-voltage characteristics of p-i-n diode after electron irradiation (forward characteristics are similar)	29
Figure	14.	Reverse and forward I-V characteristics of p-i-n	30

# LIST OF TABLES

Table	1.	Gold Diffusion in Si at $1100^{\circ}$ C for One Hour (2-inch diameter, $11.5 \rightarrow 12.0$ mil <111>, n-type)	15
Table	2.	The Effect of Different Doses of Electron Irradiation on the Resistivity of Silicon At Different Starting Resistivities (all samples are n-type with <111> orientation)	19
Table	3.	Circular Lateral Devices That Have been Gold Diffused. (The electrode spacing is 760 $\mu m$ [~30 mil].)	21
Table	4.	Circular Lateral Devices That Have Been Irradiated with 2 MeV Electrons. (The electrode spacing is 760 $\mu$ m [~30 mil].)	23
Table	5.	Vertical Devices Made from 1300 $\Omega$ -cm Material Irradiated with 2 MeV Electron At a Dosage Level of 6.7 x 10 $^{16}$ cm $^{-2}$ (the measurements have been made on the smallest electrodes 500 $\mu$ x 500 $\mu$ and $V_H$ is taken at 400 mA)	24
Table	6.	Vertical Devices Made from 1300 $\Omega$ -cm Material Irradiated with 2 MeV Electron At a Dosage Level of 6.7 x $10^{16}$ cm $^{-2}$ (the measurements have been made on the largest electrodes (2000 $\mu$ m x 2000 $\mu$ m and $V_H$ is taken at 400 mA)	24
Table	7.	Vertical Devices Made From 1300 $\Omega$ -cm Material 40 mil Thick and Irradiated With 2 MeV Electrons (the measurements have been made on the smallest electrodes 500 $\mu$ x 500 $\mu$ and $V_H$ is taken at 400 mA.)	25
Table	8.	Vertical Devices Made From 1300 $\Omega$ -cm Material 40 mil Thick and Irradiated with 2 MeV Electrodes (the measurements have been made on sample #2-9 which has been given a dose of 6.7 x 10 $^{16}$ cm $^{-2}$ )	26

#### SUMMARY

The overall objective of this program is the development of device design and process techniques for the fabrication of a double-injection, deep-impurity  $\{(DI)^2\}$  silicon switch that operates in the 1-10 kV range with conduction current values of 10 and 1 A, respectively. Other major specifications include a holding voltage of 0 to 5 volts at 1 A anode current, 10 µsec switching time, and power dissipation of 50 W at  $75^{\circ}\text{C}$ .

This report describes work that shows how the results obtained at the University of Cincinnati under NASA Grant NSG-3022 have been applied to larger area and higher voltage devices. The investigations include theoretical, analytical, and experimental studies of device design and processing. Methods to introduce deep levels, such as Au diffusion and electron irradiation, have been carried out to "pin down" the Fermi level and control device-switching characteristics. Different anode, cathode, and gate configurations are presented. Techniques to control the surface electric field of planar structures used for (DI)<sup>2</sup> switches are examined.

Various sections of this report describe the device design, wafer-processing techniques, and various measurements which include ac and dc characteristics, 4-point probe, and spreading resistance.

#### 2. INTRODUCTION

Double injection in semi-insulators is of considerable interest because of the unique current-voltage characteristics which can be put into practical use in high-voltage switching applications. Double injection has been exclusively referred to as the simultaneous injection of both electrons and holes from n- and p-type electrodes, respectively, into the semi-insulating region. They are essentially p-i-n diodes.

Double injection into insulators and semi-insulators in which carrier trapping is present has been treated theoretically, (1,2,3) and some experimental investigations have been made for devices fabricated from semi-insulating Si and other semiconductor materials. (3,4,5)

Of particular interest is the case resulting from the introduction of deep-lying energy levels in the intrinsic region. These devices, referred to as deep-impurity and double-injection or (DI)<sup>2</sup> devices, give rise to current-controlled negative resistance (CCNR) under proper conditions of doping and bias.

Planar configuration (DI)<sup>2</sup> devices (Figure 1) are of greatest interest for their IC process compatibility and gating convenience. These devices exhibit an s-type switching behavior similar to the one shown in Figure 2.

The threshold voltage,  $V_T$ , for the onset of the Negative Differential Resistance (DNR) and the corresponding holding voltage,  $V_H$ , subsequent to the NDR regime can be simply expressed as  $^{(6)}$ :

$$V_{TH} = N_t v_p \sigma_p \frac{L^2}{\mu_p}$$
 (1)

$$V_{H} = N_{t} v_{n} \sigma_{n} \frac{L^{2}}{\mu_{p}}$$
 (2)

Dwg. 9354A 52




Figure 1. Cross section of a (DI)<sup>2</sup> planar device.




Figure 2. I-V characteristics of (DI)<sup>2</sup> device.

where,  $\mu_p$  = hole mobility

 $v_n$ ,  $v_p$  = thermal velocity of electrons and holes, respectively

 $N_{+}$  = trap concentration

L = device channel length (Figure 1)

Efforts have been made to maximize the threshold voltage ( $V_T$ ) and minimize the corresponding holding voltage ( $V_H$ ) of these devices for power-switching applications.

This report describes work that shows how the results obtained at the University of Cincinnati under a NASA grant have been extended to higher voltage and higher current devices. Rather than simply scaling up mask dimensions, a number of new ideas and modifications have been made. These include:

- Circular concentric anode/cathode planar configurations with or without MOS gates.
- 2. Vertical symmetric rectangular electrodes with different electrode surface areas.
- 3. Lateral rectangular electrodes with different anode/cathode electrode spacing.
- 4. Electron irradiation and Co diffusion as well as Au diffusion for creation of deep-energy levels in Si.
- 5. Field plate and SIPOS termination for control of surface field.

Various sections of this report describe the design, processing, electrical measurements, and analysis of these new device structures. The report concludes with various projections and recommendations for future work.

#### 3. DEVICE DESIGN

## 3.1 Background

As is true in many situations, the design of the  $(DI)^2$  switch requires a compromise. The requirement for the device to achieve a high threshold voltage,  $V_{TH}$ , conflicts with the need to have a low holding voltage,  $V_{H}$ . This is apparent from Equations 1 and 2:

$$\frac{V_{H}}{V_{TH}} = \frac{v_{n}\sigma}{v_{n}\sigma}$$

$$V_{TH} = \frac{v_{n}\sigma}{v_{n}\sigma}$$


The challenge would be, then, to find the energy level and doping for the lowest electron-capture cross section and highest hole-capture cross section to minimize  $V_{\rm H}/V_{\rm TH}$ . At the same time, the surface electric field has to be controlled to achieve bulk breakdown voltages, while the contribution of contact resistance to holding voltage is minimized. Moreover, carrier injection and gate triggering have to be optimized for I-V control.

#### 3.2 Mask Design

Two different mask sets were obtained from the University of Cincinnati. One mask set is a symmetrical rectangular anode/cathode configuration without a gate. The other set is an asymmetrical configuration with a separate guard ring diffusion. The guard ring diffusion is carried out with the cathode diffusion.

New mask sets which incorporate a number of features that improve the overall performance have been designed. These features are:

1. Planar circular concentric anode/cathode configurations with symmetric electrodes (Figure 3). One design has no gate and the






Figure 3. Planar concentric anode/cathode (DI)<sup>2</sup> device with symmetric electrodes.

other design has a MOS gate with the spacing between electrode and gate of 5, 10, and 15 mils. A similar configuration has been employed before at Westinghouse for high-voltage planar devices. (7)

- 2. Vertical double-alignment symmetric electrodes (Figure 4). Four different electrode surface areas have been investigated. These are: a)  $25 \times 10^{-4}$  cm<sup>2</sup>, b)  $100 \times 10^{-4}$  cm<sup>2</sup>, c)  $225 \times 10^{-4}$  cm<sup>2</sup>, and d)  $400 \times 10^{-4}$  cm<sup>2</sup>.
- 3. Planar devices that have rectangular electrodes with spacings of 5, 10, 15, 20, and 25 mils to study the effect of anode/cathode electrode spacing on threshold voltage,  $V_T$ . There are both injection gates and MOS gates. The electrodes have different surface areas and are symmetrical (Figure 5).

In addition to the above device masks, test pattern masks have been designed to check the gettering effects of phosphorus and horon on Au and Co.

Dwg. 9354A51




Figure 4. Vertical PIN (DI)<sup>2</sup> switch.




Figure 5. Layout of planar rectangular  $(DI)^2$  devices with and without gates.

#### 4. RESULTS

### 4.1 Device Fabrication

A processing flow diagram indicating the various steps and appropriate device cross section is shown in Figure 6. Most of the steps involve conventional silicon-processing procedures. Gated devices are processed with the injection gate diffused at the same time with the anode  $p^+$  electrode, or with the MOS gate involving no diffusion, as shown in Figure 7.

A completed processed wafer with many devices is shown in Figure 8.

# 4.2 Gold Diffusion

Diffusion of gold into Si has been performed using a spin-on indirect method developed at the University of Cincinnati. Gold silica was applied onto a source Si wafer which is then used as a Au source during the device Au diffusion process.

Table 1 shows change in resistivity after a one-hour Au diffusion into n-type Si at  $1100^{\,\rm O}$ C. Spreading resistance and 4-point probe measurement techniques were used.

To study the optimum Au diffusion temperature and time cycle, diffusion was carried out at different temperatures into Si with different starting resistivities. Figures 9 and 10 show spreading resistance profile results for diffusion temperatures of 950, 1000, 1050, 1100, and 1138°C into Si with 10 and 100 ohm-cm starting resistivity.

It is apparent from Figures 9 and 10 that a flat profile is obtained at  $1100^{\circ}$ C for both 10 and 100 ohm-cm resistivities. The diffusion was performed on Si test wafers without n<sup>+</sup> and p<sup>+</sup> electrode

Dwg. 4265B56





Figure 6. Processing flow sheet with device cross section.



Cross section of  $\left(\text{DI}\right)^2$  devices with  $n^+$  injection gate or MOS gate. Figure 7.

(b)




Figure 8. A completed processed (DI)<sup>2</sup> wafer.

Table 1 Gold Diffusion in Si at 1100°C for One Hour (2-inch diameter,  $11.5 \rightarrow 12.0 \text{ mil} <111>$ , n-type)

RESISTIVITY

	4-Point Probe		Spreading Resistance			
Sample Number	Before Diffusion	After Diffusion	Before Diffusion	After Diffusion		
1	9.8 Ω-cm	2.4 x 10 <sup>4</sup> Ω-cm	10 Ω-cm	5.5 x 10 <sup>3</sup> Ω-cm		
2	9.1	$2.6 \times 10^4$	9.5	$5.3 \times 10^3$		
3	6.2	.81 × 10 <sup>4</sup>	6.4	$4.5 \times 10^3$		
4	8.2	$1.02 \times 10^4$	10	$4.0 \times 10^3$		




Figure 9. Spreading resistance measurement of Si wafers that have been Au doped at temperatures  $(950^{\circ}\text{C} \rightarrow 1138^{\circ}\text{C})$  for one hour using an indirect source; starting material is n-type, 10 ohm-cm Si.




Figure 10. Spreading resistance measurement of Si wafers that have been Au doped at temperatures ( $950^{\circ}\text{C} + 1138^{\circ}\text{C}$ ) for one hour using an indirect source; starting material is n-type, 100 ohm-cm Si.

when Au diffusion is performed on device wafers after electrode processing. This is due to the gettering effects of the n<sup>+</sup> phosphorus electrode. It is believed that gold atoms diffusing through the back surface of the device will be gettered toward the highly phosphorus—doped diffusion on the front side. This will result in a nonuniform diffusion profile with higher Au concentration under the diffused electrodes. Nevertheless, it has been found that a uniform gold concentration profile along the device channel does not give the best switching characteristics. (8) This is because the deep traps near the cathode provide more contribution to the blocking voltage than do the traps near the anode. Moreover, the deep traps near the anode tend to increase the holding voltage after the device switches on. Therefore, the graded profile caused by gold gettering toward the n<sup>+</sup> electrode may improve the device switching characteristics.

## 4.3 Electron Irradiation

An alternate means of introducing deep centers in Si is by electron bombardment. The deep centers result from defects created in the lattice by the bombarding electrons.  $^{(9)}$  The most attractive feature of the technique is the ability to tailor the device characteristics after complete fabrication without disturbing the p and n diffusion doping profile. Moreover, no gettering effect is encountered during this process. However, electron irradiation introduces several deep centers,  $^{(10,11)}$  and it is difficult to establish the effectiveness or contribution of the various centers in controlling the switching characteristics of  $^{(DI)^2}$  devices.

We have measured the effect of different doses of electron irradiation on Si wafers of different starting resistivities. Table 2 shows resistivity results using 4-point probe and spreading resistance measurement techniques. Due to the difficulties associated with high-resistivity measurements using these techniques, these results are indicative of the changes in resistivity values. The device electrical

Table 2

The Effect of Different Doses of Electron Irradiation on the Resistivity of Silicon of Different Starting
Resistivities. (All samples are n-type with <111> orientation.)

Electron Dosage	Starting	4 Pt.	Spreading
	Resistivity	Probe	Resistance
10 <sup>16</sup> electrons	10 Ω-cm	14 Ω-cm	11.5 Ω-cm
10 <sup>17</sup> cm <sup>2</sup>	10	2,300	300
10 <sup>18</sup>	10	26,000	700
10 <sup>15</sup> 10 <sup>16</sup> 10 <sup>17</sup>	100	1,600	441
	100	19,000	>10,000
	100	1,600	270
10 <sup>14</sup> 10 <sup>15</sup> 10 <sup>16</sup>	1,300	2,300	1,569
	1,300	21,000	8,006
	1,300	75,000	>10,000

measurements corresponding to these electron irradiation results are discussed below.

## 4.4 Device Test and Analysis

Table 3 shows a summary of the results obtained for the circular lateral devices with deep levels introduced by Au diffusion. The threshold voltage,  $V_T$ , holding voltage,  $V_H$ , and resistance in the Ohm's Law regime blocking region,  $R_B$ , are measured before and after Al sintering. A high threshold voltage of 1350 V with a holding voltage of 50 V is shown for devices with Si starting resistivity of 10 ohm-cm after Au diffusion at  $1100^{\circ}\text{C}$  and before Al sintering. However, this threshold voltage deteriorated upon Al sintering at  $450^{\circ}\text{C}$ . Similar results were obtained for other Au-diffusion temperatures and Si starting resistivities. This can be explained as due to change in surface-state density, which may be contributing to the shift in device current-voltage characteristics. The surface-state density is expected to change after Al sintering at  $450^{\circ}\text{C}$ .

A shift in the I-V characteristics in the direction of increased current was also observed with increased field and time. This phenomenon is illustrated in Figure 11. The shift in current-voltage characteristics was recovered with decreasing field, an effect which can be attributed to heating or carrier trapping.

Similar effects were observed for electron-irradiation lateral circular devices. Table 4 shows current-voltage characteristic parameters, i.e.,  $V_T$ ,  $V_H$ , and  $R_B$ , as a function of electron irradiation dose. It is interesting to observe inversion from n-type to p-type conductivity with increasing electron dosage level, an effect we have also observed in neutron transmutation doping of Si. (12)

For the vertical "sandwich" devices the same inversion effect was also observed. Tables 5, 6, and 7 show I-V results with electron irradiation. The effect of the electrode area is noted in Table 8. It is

Table 3 Circular Lateral Devices That Have Been Gold Diffused (The electrode spacing is 760  $\mu m$  [  $\sim\!30$  mil].)

Starting Resistivity	Al Sinter 450°C	Gold Diffusion Temperature	$\frac{v_{_{T}}}{}$	$\frac{v_{\rm H}}{}$	$\frac{v_T^{}/v_H^{}}{}$	$\frac{R_B}{B}$
10 Ω-cm	No	1050°C	850 V	70 V	12	400 KΩ
10 Ω-cm	Yes	1050°C	450 V	50 V	9	<b>70 Κ</b> Ω
10 Ω-cm	No	1100°C	1350 V	50 V	27	2.5 MΩ
10 Ω-cm	Yes	1100°C	670 V	50 V	13.4	<b>70</b> ΚΩ
100 Ω-cm	No	950°C	450 V	100 V	4.5	∿ 2 MΩ
100 Ω-cm	Yes	950°C	200 V	120 V	1.7	-
100 Ω-cm	No	1000°C	320 V	60 V	5.3	∿ 2 MΩ
100 Ω-cm	Yes	1000°C	300 V	150 V	2	-




Figure 11. Current-voltage characteristics, in ac mode, showing shift in the direction of increasing current and decreasing voltage.

Table 4

Circular Lateral Devices That Have Been Irradiated With 2MeV Electrons (The electrode spacing is 760  $\mu m$  [~30 mil].)

Type	п	*	ជ	п	*	ď
이	15.4 N-cm	43	6,800	104	12,700	000,68
Test	Ir-TS-14	Ir-TS-14	Ir-TS-14	Ir-TS-100	Ir-TS-100	Ir-TS-100
R <sub>B</sub>	45 n	91 ß	4.4 Kn	300 এ	12.5 KΩ	50 KΩ
$^{\rm V}_{\rm T}/^{\rm V}_{\rm H}$	ı	ı	1.6	· 1	5.2	10
$^{\Lambda}$	1	ı	110 V	ı	100 V	50 V
$^{\rm V}_{ m I}$	8.0 V	+	180 V	∿10 V	520 V	500 V
Starting Resistivity	10 n-cm	10 A-cm	10 n-cm	100 n-cm	100 n-cm	100 n-cm
Dose	None	$10^{16}  \mathrm{cm}^{-2}$	$6.7 \times 10^{16}$	None	$10^{15}  \mathrm{cm}^{-2}$	$6.7 \times 10^{16}$

<sup>+</sup> Curve was linear.

<sup>\*</sup> Didn't measure.

Table 5

Vertical Devices Made From 1300  $\Omega$ -cm Material Irradiated With 2 MeV Electron At a Dosage Level of 6.7 x  $10^{16}$  cm<sup>-2</sup> (The measurements have been made on the smallest electrodes [500  $\mu$ m x 500  $\mu$ m] and  $V_{\rm H}$  is taken at 400 mA)

Sample	Thickness	$\frac{v_{_{\underline{T}}}}{}$	$\frac{v_{H}}{}$	$\frac{v_T^{\prime}/v_H^{\prime}}{2}$	$\frac{R_{B}}{B}$
2-2	10 mil	250 V	50 V	5	$\sim$ 400 K $\Omega$
2-6	20 mil	600 V	80 V	7.5	∿ 400 K Ω
2-9	40 mil	1250 V	180 V	6.9	∼ 400 K Ω

Table 6

Vertical Devices Made from 1300  $\Omega$ -cm Material Irradiated With 2 MeV Electron At a Dosage Level of 6.7 x  $10^{16}$  cm<sup>-2</sup> (The measurements have been made on the largest electrodes [2000  $\mu$ m x 2000  $\mu$ m] and  $V_H$  is taken at 400 mA)

Sample	Thickness	$\frac{v_{_{\mathrm{T}}}}{}$	$\frac{v_{\rm H}}{}$	$\frac{v_T^{\prime}v_H^{\prime}}{v_H^{\prime}}$	$\frac{R_{B}}{B}$
2-2	10 mil	300 V	40 V	7.5	$\sim$ 300 K $\Omega$
2-6	20 mil	480 V	80 V	6.0	~ 300 K Ω
2-9	40 mil	750 V	200 V	3.75	∿ 400 K Ω

Table 7

Vertical Devices Made From 1300  $\Omega-\text{cm}$  Material 40 mil Thick and Irradiated With 2 MeV Electrons (The measurements have been made on the smallest electrodes [500  $\mbox{\sc mm}$  x 500  $\mbox{\sc mm}$  ] and  $\mbox{\sc V}_H$  is taken at 400 mA.)

Type	ជ	и	п	ជ	*	ф		ď	Q,
વા	1300 n-cm	1420	2900	24000	20000	73000		80000	36000
Test	VT-1	VT-2	14	15	VT-2	16		VT-2	VT-1
R <sub>B</sub>	4 KΩ	6 K		$\sim$ 1 K $\Omega$	10 KΩ	50 Kn	~300 KΩ	400 Kn	∿400 ಬ
$^{\Lambda}/^{\Lambda}$	1.9	3.4		1.1	3,3	4.4	6.5	6.9	7.5
N <sub>H</sub>	2.5 V	1.8 V		∿190 V	160 V	160 V	160 V	180 V	200 V
N N	4.8 V	6.2 V		∿200 V	520 V	Λ 002	1040 V	1250 V	1500 V
Sample	1-8	2-9		1-8	1-8	2-9	1-8	2-9	1-8
Dose	None	None	$10^{14}  \mathrm{cm}^{-2}$	1015	1016	$^{10}^{16}$	$5 \times 10^{16}$	$6.7 \times 10^{16}$	1017

\*didn't measure it.

Table 8

Vertical Devices Made From 1300  $\Omega-cm$  Material 40 mil Thick and Irradiated With 2 MeV Electrodes (The measurements have been made on sample # 2-9 which has been given a dose of 6.7 x  $10^{16}~cm^{-2})$ 

Dimensions of Electrodes	$\frac{v_{_{\underline{T}}}}{}$	$\frac{V_{H}}{}$	$v_{\mathrm{T}}/v_{\mathrm{H}}$	$\frac{R_{B}}{B}$
500 µ х 500 µ	1200 V	180 V	6.7	<b>400 K</b> Ω
1000 $\mu$ x 1000 $\mu$	1000 V	190 V	5.3	<b>320 K</b> Ω
1500 $\mu$ x 1500 $\mu$	900 V	190 V	4.7	320 K Ω
2000 µ х 2000 µ	750 V	200 V	3.8	<b>80</b> K Ω

clear that the smaller electrode areas result in the highest threshold voltage and lowest holding voltage.

# 4.5 High-Voltage Planar p-i-n Diodes

The occurrence of a negative differential resistance (NDR) region in the I-V characteristics of p-i-n diodes containing deep levels has been observed by several workers. (13-16) In this section the influence of recombination centers, introduced by electron irradiation, on p-i-n diode current-voltage characteristics is discussed. The p-i-n diodes processed for this investigation are similar to the ones we published earlier. (7)

Electrical measurements of these devices exhibited the I-V characteristics shown in Figure 12. The ac measurements show ideal diode characteristics with a blocking voltage of 5 kV, which is beyond the limit of the curve tracer used for this picture, and leakage current in the  $\mu A$  range. Upon electron irradiation with 2 MeV electrons to  $10^{17}$ cm<sup>-2</sup> dose, these devices showed a negative differential resistance in both forward and reverse direction. Figure 13 is a typical I-V measurement which shows a threshold voltage,  $V_T$  = 1600 volts, and holding voltage,  $V_{\rm H}$  = 140 volts. Due to the continuous shift in the I-V characteristics discussed earlier, this measurement was taken as a multiple exposure using ac pulsed testing to show the values of  $V_{\mathbf{T}}$  and  $V_{H}$ . However, when these devices were annealed at 475  $^{\rm O}{\rm C}$  for 90 minutes in  $N_2$  ambient, the shifting phenomenon disappeared. At the same time the threshold voltage was decreased and the holding voltage also decreased. Moreover, this display was only exhibited in the reverse direction. Figure 14 shows the ac I-V characteristics exhibiting a threshold voltage,  $V_T$  = 300 volts, with  $R_B$  = 600 ohm and, holding voltage,  $V_{H}$  = 50 volts, at a holding current,  $I_{H}$  = 1.5 amps. The influence of increasing total recombination center on the I-V characteristics has been investigated using different electron irradiation doses. Results similar to what is discussed in Table 4 have




Figure 12. Reverse and forward current-voltage characteristics of a p-i-n diode before electron irradiation.




Figure 13. Reverse current-voltage characteristics of p-i-n diode after electron irradiation (forward characteristics are similar).




Figure 14. Reverse and forward I-V characteristics of p-i-n diode after electron irradiation and annealing.

been also observed. It is obvious that the variation of trapping center concentrations influences all the I-V characteristics with changes in  $V_{\rm T}$  and  $V_{\rm H}$ . This is again plausible, since the total trapping center concentration,  $N_{\rm t}$ , determines the carrier lifetime and since an increasing  $N_{\rm t}$  yields an increasing fixed-space charge, producing a shift of the I-V curves to higher voltages.

## 5. CONCLUSIONS, PROJECTIONS, AND RECOMMENDATIONS FOR FUTURE WORK

Perhaps the most important point to be conveyed here is that (DI)<sup>2</sup> devices offer real performance advantages over conventional p-n junction devices. The upper limit of power levels in these devices is not completely controlled by the p-n junction characteristics.

We have successfully demonstrated the feasibility of manufacturing (DI)<sup>2</sup> switches with 1600 volt blocking capability and 1.5 ampere holding current. Further understanding of (DI)<sup>2</sup> device physics and more optimization of design parameters will pave the way for higher power levels, decrease the "on-state" holding voltage, and increase the holding current. The dynamic switching characteristics can also be improved.

The exact nature and concentration of trapping centers required for optimum device design have not been determined. The contribution of the different  $\mathbf{n}^+$  and  $\mathbf{p}^+$  electrodes to the threshold voltage and holding voltage is not yet understood. However, the results reported for  $\mathbf{p}$ -i- $\mathbf{n}$  diodes suggest the importance of these diffusions for improved device characteristics.

The work has been very successful and the results obtained represent the highest blocking voltage reported for  $(\mathrm{DI})^2$  devices. While there are many engineering problems to be solved in realizing higher power switching performance, it is expected that further improvements will extend the power of  $(\mathrm{DI})^2$  devices to the multi-kW to megawatt power levels.

It is hoped that these results will stimulate further investigation and future research work for careful analysis of the following tasks:

- Optimization of electrode topology and device structures to attain specific current-voltage ratings and switching characteristics.
- Investigations of methods and design techniques to study bulk, surface, and contact contribution to the threshold and holding voltages.
- 3. Development of practical methods to introduce deep levels into bulk Si as a function of base resistivity, device structure, and switching requirements.
- 4. Study of gold-diffusion profile and deep-center energy level requirements as a function of device-switching characteristics.
- 5. Methods of gating (DI)<sup>2</sup> devices and methods of electrical control of their characteristics.

It is believed that progress in solving these problems will yield the technology for a new family of semiconductor switching devices with the power level and requirements for NASA applications.

#### REFERENCES

- 1. M. A. Lampert, Proc. IRE, 50, 1781 (1962).
- 2. M. A. Lampert, Phys. Rev. 125, 126 (1962).
- 3. K. L. Ashley and A. G. Milnes, J. Appl. Phys. 35, 369 (1964).
- 4. Ashok K. Kapoor and H. Thurman Henderson, IEEE Electron Devices Letters, Vol. EDL-2, No. 3, March 1981.
- 5. P. Tuntasood, Ph.D. Thesis, University of Cincinnati (1982).
- 6. M. A. Lampert and P. Mark, Current Injection in Solids, Ch. 14, Academic Press, 1970.
- 7. F. A. Selim, IEEE, EDL-2, 219 (1981).
- 8. Tsay-Jiu Shieh, M. Sc. Thesis, University of Cincinnati (1983).
- 9. J. W. Corbett, Electron Irradiation Damage in Semiconductor and Metals, New York, Academic Press, 1966.
- 10. A. D. Erwaraye, J. Appl. Phys., 48, 734 (1977).
- 11. P. Rai-Choudhury, J. Bartko, and J. E. Johnson, IEEE Trans. Elec. Dev., ED-23, 814 (1976).
- F. A. Selim, P. D. Blais, P. Rai-Choudhury and R. F. Yut, Semiconductor Silicon, Electrochemical Soc., Inc., NY (1977).
- M. A. Lampert and A. Rose, Phys. Rev. 121, 26 (1964).
- 14. N. Holonyak, Jr., Proc. IRE 50, 2421 (1962).
- 15. V. V. Osipov and V. I. Stafeev, Sov. Phys. Semicond. 1, 1486 (1968).
- 16. R. Kassing and I. Dudeck, Phys. Status Solidi A31, 431 (1975).

#### ACKNOWLEDGEMENTS

The authors wish to thank W. Cifone, R. R. Adams, J. R. McKee, J. M. Bronner, H. B. Shaffer, C. F. Seiler, J. Bucholz, M. Testa, G. D. Glenn, and D. N. Schmidt for material and device processing and fabrication. They are also grateful for the advise, assistance, and support of L. R. Lowry, G. R. Sundberg, and H. T. Henderson. Thanks are also due to G. S. Law for report preparation and M. G. Markle for typing.

## REPORT DISTRIBUTION LIST

#### Contract NAS3-22247

#### NASA CR-168335

# One copy per name unless indicated in ()

NASA Lewis Research Center 21000 Brookpark Road Cleveland, OH 44135 Attn: H. O. Slone, MS 3-5

J. S. Fordyce, MS 301-1 H. J. Schwartz, MS 301-3 R. W. Bercaw, MS 77-4

I. T. Myers, MS 77-4

(20) G. R. Sundberg, MS 77-4

K. A. Faymon, MS 302-1 B. L. Sater, MS 77-4 Gourash MS 301-3 F. F. F. Terdan, MS 501-7 R. R. Secunde MS 301-3 M. O. Dustin MS 302-1 A. J. Willoughby, MS 501-3 A. C. Hoffman, MS-301-4 H. Allen, Jr., MS 7-3

R. K. Burns MS 500-203 Librarian, MS 60-3 (2) Report Control, MS 5-5 R&QA Office, MS 500-211

R. J. Sovie, MS 500-203

M. E. Valgora, MS 500-203

NASA Headquarters Washington, DC 20546 Attn: RTS-6/J. P. Mullin RTS-6/D. C. Byers RJT-2/R. Wasicko

NASA George C. Marshall Space Flight Center Marshall Space Flight Center, AL 35812 Attn: J. R. Lanier, Jr., EC12 R. E. Kapustka, EC12 J. L. Miller, EB 11

NASA Lyndon B. Johnson Space Center Houston, TX 77058 Attn: J. T. Edge, EH6

NASA Hugh L. Dryden Flight Research Center P. O. Box 273 Edwards, CA 93523 Attn: C. R. Jarvin

Jet Propulsion Laboratory 4800 Oak Grove Drive Pasadena, CA 91103

D. K. Decker, MS 198-220 Attn: J. Mondt, MS 506-432

Ross Jones, MS 277-102

NASA Scientific and Technical Information Facility P. O. Box 8757 Baltimore/Washington International Airport, MD 21240 Attn: Accessioning Department (25)

Department of the Air Force Wright-Patterson AFB, OH 45433 Attn: AFWAL/POO-J.Reams

> ASWAL/POO-2.P.R. Bertheaud ASWAL/POOS-2, W. Borger ASWAL/AADR, P.E. Stover

Advisory Group on Electron Devices 201 Varick Street New York, NY 10014 Attn: Working Group on Power Devices

U. S. Army Electronics Command **ERADCOM** Fort Monmouth, NJ 07703 S. Levy, DELET/BG Attn: M. Weiner, DELET/PL

RADC/OCTP Griffis AFB, NY 13441 Attn: B. Gray

Department of the Navy

Washington, DC 20360 Attn: AIR 5363/T. Momiyamo AIR 5363/W. King

Naval Ocean Systems Center San Diego, CA 92152 Attn: J. Henry, Code 9257

U.S. Army MERAD-COM

Fort Belvoir, VA 22060

Attn: D. L. Fetterman, DRX FB-EM M. Mando, DRDME-EA

National Bureau of Standards Building 225, Room D310

Washington, DC 20234 Attn: D. L. Blackburn, DLB/721

F. F. Oettinger, DLB/721

Department of Energy Div. of Electrical Engineering Systems 20 Massachusetts Avenue Washington, DC 20545 Attn: R. Eaton, MS 2221-C

Department of the Navy Naval Air Development Center Warminster, PA 18974 Attn: J. Segrest, Code 6014 E. White, Code 6014

Department of the Navy Naval Ship Research & Development Center Annapolis, MD 21402 Attn: G. Garduno, Code 2724

Naval Avionics Facility 6000 East 21st Street Indianopolis, IN 46218 Attn: J. H. Jentz

Naval Research Laboratory Washington, DC 20375 Attn: R. W. Rice MS Code 6360

I. Vitkovitsky MS Code 4770

Department of the Air Force Chief Scientist Kirtland AFB, NM 87117 Attn: A. H. Guenther, AFWL/CA

U. S. Army Research Office P.O. Box 12211 Research Triangle Park, NC 27709 Attn: B. D. Guenther

Aerospace Research Application Center 1201 East 38th Street Indianapolis, IN 46205 Attn: E. G. Buck

Department of the Air Force Hanscom Air Force Base, MA 01731 Attn: RADC/ESE

AiResearch Manufacturing Company 2525 West 190th Street Torrance, CA 90509 Attn: J. Ashmore

Arthur D. Little Company 20 Acorn Park Cambridge, MA 02140 Attn: H. Matthews

Bell Laboratories Box 400 Holmdel, NJ 07733 Attn: D. M. Grannan Room HOHR-229

Bell Laboratories 600 Mountain Avenue Murray Hill, NJ 07974 Attn: Hans Becke

Bendix Advanced Technology Center 20245 W. 12th Mile Road Southfield, MI 48076 Attn: J. O'Connor

The Boeing Aerospace Company P.O. Box 3999 Seattle, WA 98124 Attn: I. S. Mehdi, MS 47-03 J. M. Voss, MS 8C-62

Delco Electronics General Motors Corporation 6767 Hollister Avenue Goleta, CA 93017 Attn: A. Barrett

Helionetics, Inc. DECC Division Irvine, CA 92714 Attn: C. W. Jobbins

Eaton Corporation 4201 North 27th Street Milwaukee, WI Attn: C. G. Chen

Department of Electrical Engineering
Duke University
Durham, NC 17706
Attn: T. G. Wilson

General Electric Company
Corporate Research & Development
Schenedtady, NY 12345
Attn: V. A. K. Temple
M. S. Adler

Electrical Engineering Department Texas Tech University Lubbock, TX 79409 Attn: W. Portnoy

Honeywell, Inc 13350 U.S. Highway 19, South Clearwater, FL 27772 Attn: C. E. Wyllie

Hughes Research Lab 3011 Malibu Canyon Road Malibu, CA 90268 Attn: Paul Braatz

Inland Motor 501 First Street Redford, VA 24141 Attn: L. W. Langley

International Rectifier Corporation Semiconductor Division 233 Kansas Street El Segundo, CA 90245 Attn: D. W. Borst

Laurence Livermore National Laboratory P.O. Box 5504 Livermore, CA 94550 Attn: M. Pocha, MS L-156

LTV Aerospace Corporation Vought Missiles & Space Company P.O.Box 5907 Dallas, TX 75222 Attn: A. Marek

Lockheed-California Company Dept. 74-75, Bldg.63 P.O. Box 551 Burbank, CA 91520 Attn: M. J. Cronin

Lockheed Missiles & Space Company P.O. Box 504 Sunnyvale, CA 94086 Attn: R. E. Corbett Los Alamos National Laboratory Ell, MS 429 Los Alamos, NM 87544 Attn: W. C. Nunnally

Martin-Marietta Corporation Denver Division P.O. Box 179 Denver, CO 80201 Attn: W. Collins

McDonnell Douglas Aircraft Company 3855 Lakewood Boulevard Long Beach, CA 90808 Attn: W. E. Murray, MS 36-43

Motorola Semiconductor Products Div. 5005 E. McDowell Road Phoenix, AZ 85008 Attn: J. Dubois

Power Electronics Assoc., Inc. Round Hill Road Lincoln, MA 01773 Attn: F. C. Schwarz

Power Transistor Company 800 W. Carson Street Torrance, CA 90502 Attn: A. Berman

R & D Associates 1401 Wilson Blvd. Arlington, VA 22209 Attn: P. Turchi

Rockwell International Corporation Columbus Aircraft Division 4300 Fifth Avenue, P.O. Box 1259 Columbus, OH 43216 Attn: J. L. Frencho

Rockwell International Corporation Electronic Systems Group P.O. Box 4192 Anaheim, CA 92803 Attn: E. Young

W. J. Schafer Assoc. Inc 1901 N. Fort Myer Dr. Suite 800 Arlington, VA 22209 Attn: P. Mace

Solitron Devices, Inc 1440 Indian Town Road Jupiter. FL 33458 Attn: Y. Konnon TRW Systems Group
One Space Park
Redondo Beach, CA 90278
Attn: J, Biess, MC M2/2367
K. Decker, MC M2/2384

United Technologies - Power Systems Div. P. O. Box 109
South Windsor, CT 06074
Attn: R. W. Rosati

Carnegie-Mellon University
Department of Electrical Engineering
Pittsburgh, PA 15213
Attn: A. G. Milnes

Department of Electrical Engineering 898 Rhodes Hall University of Cincinnati Cincinnati, OH 45221 Attn: H. T. Henderson, ML 30

Department of Electrical Engineering University of South Florida Tampa, FL 33620 Attn: J. C. Bowers

Department of Electrical Engineering University of Toronto Toronto, Ontario CANADA Attn: S. B. Dewan

Department of Electrical Engineering Virginia Polytechnic Institute and State University Blacksburg, VA 24061 Attn: D. Y. Chen F. C. Lee

Laboratory for Laser Energetics University of Rochester 250 E. River Rd. Rochester, NY 14623 Attn: G. Mourou

General Semiconductor Industries 2001 West Tenth Place Tempe, AZ 85281 Attn: W. R. Skanadore Harris Electronics Systems Division Box 883 Melbourne, FL 32901 Attn: J. Duncan

Unitrode Corporation 580 Pleasant Street Watertown, MA 02172 Attn: P. L. Hower

Westinghouse Aerospace Electrical P. O. Box 989 Lima, OH 45802 Attn: D. Yorksie

Lockheed MIssiles & Space Co., Inc Ocean Systems 3929 Calle Fortunada San Diego, CA 92123 Attn: J. M. Friers, Jr.